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Abstract—CEPC (Circular Electron and Positron Collider) is
a large experiment facility proposed by Chinese particle physics
community. One of its running option is being the Higgs factory.
Calorimeter is the main part of this experiment to measure the
jet energy. Semi-digital hadron calorimeter (SDHCAL) is one of
the options for the hadron measurement. GEM detector with its
high position resolution and flexible configuration is one of the
candidates for the active layer of the SDHCAL. The main purpose
of this paper is to provide a feasible readout method for the GEM-
based semi-digital hadron calorimeter. A small-scale prototype
is designed and implemented, including front-end board (FEB)
and data interface board (DIF). The prototype electronics has
been tested. The equivalent RMS noise of all channels is below
0.35fC. The dynamic range is up to 500fC and the gain variation
is less than 1%. The readout electronics is applied on a double-
layer GEM detector with 1cm×1cm readout pad. Result indicates
that the electronics works well with the detector. The detection
efficiency of MIP is over 95% with 5fC threshold.
Index Terms—Application specific integrated circuits,
Calorimeter instrumentation, Field programmable gate arrays,
front-end electronics.
I. INTRODUCTION
D ISCOVERY of the Higgs boson leads to great inter-est in collider experiments. Except LHC, scientists are
proposing to build next generation collider such as Interna-
tional Linear Collider (ILC), Compact Linear Collider (CLIC),
Future Circular Collider (FCC) and Circular Electron and
Positron Collider (CEPC). Especially for CEPC, it can operate
at 240GeV as a Higgs factory [1], [2]. Calorimeters play
an important role in modern collider system. To achieve
required energy resolution, a technique known as Particle Flow
Algorithms (PFA) is applied on the calorimeters [3]. This
algorithm both combine the tracker information and energy
information to reconstruct each particle individually. In order
to assign the energy to the corresponding reconstructed parti-
cles correctly, this algorithm requires the calorimeters to have
extremely fine segmentation both laterally and longitudinally
and this leads to large numbers of readout electronics channels.
Sampling calorimeters composed of active and absorber layers
are usually used to perform the PFA.
For Hadron measurement, it would cost a lot to readout
each channel with high-resolution ADC. One appropriate and
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affordable choice is using gaseous detector with digital (1-bit)
and semi-digital (2-bit) readout, so called the digital hadron
calorimeter (DHCAL) and the semi-digital hadron calorime-
ter (SDHCAL) respectively [4], [5]. The active elements of
DHCAL can be Glass Resistive Plate Chamber (GRPC),
MicroMegas and Gas Electron Multiplier (GEM) [6]. The
DHCAL and SDHCAL prototype based on GRPC have been
designed and tested by CALICE group [7], [8], [9]. The test
results show that the digital readout and semi-digital readout
are potential methods for hadron calorimeter.
As one of the candidates for DHCAL active layer, large area
GEM detector is proposed in the CEPC pre-R&D project. It
can offer high position resolution and flexible configuration,
which meets the requirement of high granularity readout. Due
to the fast rise time and short recovery time, GEM detector can
work in a higher counting rate compared to GRPC. Moreover,
it can be built at low costs, which makes it possible in large
area construction. Therefore, it is necessary to design the
corresponding semi-digital readout electronics and verify the
feasibility of the readout structure for the GEM detector.
In this study, the design and implementation of a semi-
digital readout electronics for GEM detector is described. The
readout anode pad for the GEM detector is 1cm × 1cm,
which meets the requirement of the PFA calorimeter. The
main purpose is to test the performance of the front-end
electronics as well as the detector. The noise and gain tests
are accomplished for the front-end electronics and the results
show that the dynamic range can cover the signal range of the
detector. As for the detector, the main performance tests are
about the response of the Minimum Ionization Particles (MIPs)
and gas gain. These two parameters will have a great influence
on the energy reconstruction of particles. This system is one of
the pre-prototype research for the Digital Hadron Calorimeter
for CEPC.
II. DESCRIPTION OF THE READOUT ELECTRONICS DESIGN
A small-scale prototype is designed to verify the readout
electronics and test the performance of the GEM detector. This
prototype contains a detector readout plane with 1cm × 1cm
anode pads, a front-end board (FEB) with readout ASICs (Ap-
plication Specific Integrated Circuit) and a data interface board
(DIF) with multiple readout interfaces (Fig. 1). There are sev-
eral digital readout ASICs designed for the Micro Pattern Gas
Detector (MicroMegas and GEM), such as GASTONE [10],
DIRAC [11], [12], DCAL [13] and MICROROC [14], [15].
Among these ASICs, MICROROC has a dynamic range from
1fC to 500fC and is more suitable for the GEM detector
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Fig. 1: Structure diagram of the readout electronics. The prototype contains readout plane for GEM detector, FEB and DIF.
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Fig. 2: Analog structure of MICROROC ASIC. The main parts are a low noise charge preamplifier, a high gain and a low
gain CR-RC shaper and three discriminators.
readout. The specifics of the MICROROC chip and readout
electronics are described below.
A. Introduction to the MICROROC ASIC
MICROROC (MICRO mesh gaseous structure Read-Out
Chip) is a 64-channel readout ASIC designed at IN2P3 by
OMEGA and LAPP microelectronics group [14], [15]. The
analog part of each channel in MICROROC is composed
of a low noise charge-sensitive amplifier, two fast shapers
of low and high gain with tunable peaking time and three
discriminators for semi-digital readout (Fig. 2).
The signal of the detector is collected by the charge sensitive
amplifier (CSA) and then fed to the two shapers. The high
gain shaper is connected to two discriminators with low and
medium thresholds. The low gain shaper has a linear dynamic
range up to 500fC and is connected to the discriminator with
the highest threshold. The thresholds of discriminators are set
by three 10-bit DACs for 64 channels. Each channel has a 4-
bit DAC to shift the pedestal voltage and minimize the channel
dispersions.
If one of the channels has a charge signal above the
lowest threshold, the compared results of all discriminators are
encoded into 2 bits individually and stored in a RAM together
with the timestamp. After acquisition, the RAM is readout by
the pulse of slow clock synchronously.
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Fig. 3: Structure diagram of the front-end board. The charge protection circuit is shown in the top right corner.
B. Front-end board
As shown in Fig. 3, the front-end board accommodates 4
MICROROC ASICs controlled in daisy chain. The analog
signals are received from both long sides of the board. A
special spark protection circuit is designed in the input stage
of each channel and the analog signal is clamped between -
0.7V to 4.0V by a pair of diodes. A voltage reference chip is
designed to provide the external reference for bandgap voltage
(if needed).
The control and test signal is connected to the data interface
board through flexible plate made of kapton. There are two
kinds of control signals classified by their speed: fast control
and slow control. The fast control signals, which include start
acquisition, trigger and reset, are sent to each MICROROC
directly. While the slow control signals are in daisy chain
cascade to the ASICs and configure the 592-bit registers on
the chips. The slow control parameters contain all the configu-
rations such as peaking time, thresholds setting, channel mask,
etc. The digitized output data of MICROROC are sent to the
DIF through the open collector (OC) gate. Benefit from the
OC gate and daisy chain cascade, the ASICs on the FEB can
be increased without changing the definition of the connector
to DIF. Besides the control and data signals, one analog test
signal and three digital signals are connected to the DIF for
debugging, which are the reserved functions of MICROROC.
The peak voltage of the low gain shaper can be sent to the
test pin of MICROROC, which is sampled and digitized by an
ADC on the DIF board. This function is useful when checking
the gain of GEM detector.
The MICROROC requires a supply voltage of 3.3V, which
can be obtained either from the on-board low-dropout (LDO)
regulator or from the DIF.
C. Data interface board
The DIF both controls the FEB and gathers the data. It
consists of three main parts: the controller part, the interface
part and the power delivery part. The controller part is mainly
composed of an FPGA (Field Programmable Gate Array) and
the relative circuit. The function of the FPGA is to implement
the control logic for FEB and communication interface. The
interface part contains USB port, SFP port, DTCC (Data,
Trigger, Clock and Control) port and Ethernet port. The power
delivery part is implemented with the DC input port, DC-DC
converters and LDO regulators. This part supports the power
supply for the DIF and deliver the 3.3V power to FEB.
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Fig. 4: Diagram of logic implemented in the FPGA.
4The diagram of the DIF with the FPGA logic is presented
in Fig. 4. The calibration module is used to implement the
S-Curve calibration for MICROROC, which will be described
below. The acquisition module controls the MICROROC to
work in self-trigger mode or external-trigger mode and pro-
cesses the data from FEB. The trigger module is used in
multiple detectors test, where the external trigger signal is
necessary. The ADC test module is in charge of the ADC
control for the MICROROC debug function described above.
The USB port realized by a USB chip CY7C68013 receives
commands from and transmits data to PC. In order to expand
in multiple detectors readout system, the SFP port, Ethernet
port and DTCC port are reserved as a redundancy design.
The readout electronics for prototype has been implemented
and Fig. 5 shows the combination of FEB, DIF and their
connector plate.
Fig. 5: The photograph of FEB and DIF.
III. TEST AND CHARACTERIZATION
A. Electronics calibration method
In order to evaluate the gain and noise of the readout
electronics, the digital test signals of MICROROC are used
for calibration. The calibration is implemented by injecting
known charges to the ASIC and record the state of each
discriminator to obtain trigger efficiency. A signal generator
(Textronix AFG3252 [16]) is employed to inject the charge and
synchronous signal (Fig. 6). MICROROC can only measure a
negative charge, so the charge is injected at the falling edge
of the channel 1 through a calibration capacitor and a slow
rising edge will prevent the positive charge injection. The
value of the charge is calculated as Qin = ∆V × Ctest,
where ∆V is the amplitude of channel 1 and Ctest is the
value of the calibration capacitor. The calibration capacitor
is integrated in the MICROROC and the value is 0.5pF. The
rising edge of channel 2 is synchronized with the falling edge
of channel 1 and this is used to count the injection number.
The trigger efficiency is the ratio of discriminator response
count to the charge injection count. Changing the threshold
of the discriminator with minimum step, the relation between
trigger efficiency and threshold can be obtained. This relation
can plot an ‘S’ shape curve, so called ‘S-Curve’ method.
The S-Curve represents the cumulative distribution function
of the shaper output signal and the difference of S-Curve is the
probability density function of the shaper output. The gain and
noise can be deduced from the resulting distribution function.
Furthermore, considering the equidistributed noise added on
the shaper, the distribution of the shaper output signal obeys
a Gaussian distribution. Therefore, the S-Curve can be fitted
with the Gauss error function.
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Fig. 6: Diagram of S-Curve test. Two synchronized signals are
sent to FEB and DIF respectively, one for charge injection and
another for the count.
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Fig. 7: S-Curve of the pedestal of one chip before and after
alignment.
B. Pedestal and gain
By applying the calibration method, the S-Curve of the
pedestal has been obtained (Fig. 7a). As the result shows,
the pedestal has a spread of about five DAC codes. The
threshold DACs are shared by 64 channels. So that, the spread
5of the pedestal will have a great influence on the lowest
threshold of the whole ASIC. To minimize the pedestal spread,
each channel of MCIROROC is equipped with an alignment
DAC. By setting the align DACs through the slow control
parameters, the spread can be reduced into around two DAC
codes (Fig. 7b).
After alignment, the noise of the readout electronics has
been measured both electronics and with detector (Fig. 8).
The maximum RMS noise of one channel is 0.34fC, which is
much smaller than the minimum ionization particles (MIPs)
signal.
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Fig. 8: RMS noise measurement. The bar in orange is the RMS
noise of the electronics with a maximum value of 0.25fC. The
blue one is the RMS noise connected to the detector with a
maximum value of 0.34fC.
The gain is obtained by changing the inject charge from the
signal generator. In this procedure, the feedback parameters of
two shapers are set as sw hg=01 and sw lg=01, which can be
found in the datasheet [17]. The dynamic range of the high
gain shaper is 0fC to 140fC with the gain of 9.1961 mV/fC.
And the dynamic range of the low gain shaper is up to 500fC
with the 2.1663 mV/fC gain (Fig. 9). The gain variation of the
high gain shaper is below 1% and this value is corresponding
to about 1fC charge within the dynamic range.
C. Cosmic-ray test with GEM detector
A double-layer GEM detector consisted of 3mm draft gap,
1mm transfer gap and 1mm induction gap is used to demon-
strate the performance of the readout electronics. The working
gas is 95%Ar with 5% iC4H10. The test diagram is shown
in Fig. 10. Two plastic scintillators with PMT readout are
used as coincidence detectors and the GEM detector is located
between these two plastic scintillators. The signal of each PMT
is sent to a discriminator individually and the output signals
of two discriminators are connected to a logical unit (ORTEC
CO4020 [18]). The logical unit is set in coincidence (AND)
mode. If a cosmic ray travels through two plastic scintillators,
the logical unit will give a trigger signal to the DIF board. Then
the DIF board starts the MICROROC and read back hit data.
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Fig. 9: Calibration curve with linear fit of the high gain and
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Fig. 10: Test setup for the cosmic ray test. Two scintillators
located above and below the GEM detector are used to
generate trigger signal.
By accumulating the hit data of each pad, the hit distribution
is measured (Fig. 11). The distribution is more concentrate in
the coincidence center, which is in line with the expectations.
For the digital readout calorimeter, one of the factors that
influences the energy reconstruction is detection efficiency.
The detection efficiency is calculated as the ratio of detector
response count to the total particle count [19]. The efficiency
is mainly influenced by the detector geometry, gain of the
detector and the electronics threshold. A higher efficiency
means that less particles are missing.
As shown in Fig. 10, the DIF board can both record the
valid hit data and total count of particles. The electronics
threshold is 5fC to reject the noise and the gain of the detector
is adjusted by changing the voltage between the GEM foil.
The detection efficiency with different gas gain is shown in
Fig. 12. With the gain increasing, the efficiency reaches to the
plateau region with the value about 98%. The high efficiency
meets the requirement of the calorimeter and indicates that the
electronics works well with detector.
D. X-ray test
Gain of the detector is tested with the 8keV X-ray with the
external ADC module. This module utilizes the test function
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and trigger output function of MICROROC. When a trigger
signal from MICROROC is detected, this module sends a hold
signal to maintain the peak of the low gain shaper output
signal. Once the hold signal is received, an external ADC starts
sampling output signal of the shaper.
The energy spectrum of 8keV X-ray is measured by setting
a proper threshold to cut off the noise (Fig. 13). Due to
some large signal over the dynamic range of the MICROROC,
a saturation is observed. However, this saturation does not
influence the full energy peak.
By measuring the full energy peak of the readout pads,
the gain of the detector can be evaluated. As measured in
the former test [20], the gain would not change rapidly in a
small area. So that we measure the gain of the detector every
second pad to reduce the test time. Test results show that the
uniformity is better than 20% which is consistent with the
former result [20].
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Fig. 13: Spectrum of 8keV X-ray measured by external ADC.
IV. CONCLUSION
This paper presents a semi-digital readout electronics for the
GEM detector, which is one of the candidates for the semi-
digital hadron calorimeter. A front-end board with 256 readout
channels and a data interface board with multiple readout port
are designed and implemented. Test results show that the noise
is much lower than the MIP signal and the dynamic range can
cover a large energy range, which is enough for the hadron
measurement.
Eventually, this readout electronics is applied on a double-
layer GEM detector. The cosmic ray events can be successfully
recorded without false trigger and the readout electronics
cooperates with the GEM detector well.
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